Emulation and Verification of Digital Designs
https://educationweek.ieee.org/wp-content/themes/movedo/images/empty/thumbnail.jpg
150
150
ieeeeduweek
https://secure.gravatar.com/avatar/e10d1d04454965f4c94df87055a6a7e14486121389057b261f40c85f877b7150?s=96&d=mm&r=g
There will be a presentation providing an overview of the main design verification methods for digital ASICs, within the context of a complete development roadmap. The focus will be on the emulation technique, highlighting its particularities and how it differs from other approaches such as simulation, prototyping, and formal verification.
Short Bio: Guilherme Resende Vieira holds a Bachelor’s degree in Computer Science from the Federal University of Minas Gerais (UFMG), with 7 years of experience as a Design Verification Engineer at Cadence Design Systems. He is currently working as a Lead Design Engineer, focusing on digital ASIC projects for Emulation.