SystemVerilog for Verification
https://educationweek.ieee.org/wp-content/themes/movedo/images/empty/thumbnail.jpg
150
150
ieeeeduweek
https://secure.gravatar.com/avatar/e10d1d04454965f4c94df87055a6a7e14486121389057b261f40c85f877b7150?s=96&d=mm&r=g
This course will be imparted to teach the methodology used in the verification of digital high speed circuits described in HDL languages.
This course comprises eight two-hour sessions, where examples will be created and tested using ModelSim-Intel software.