Discover live virtual and in-person events offered by IEEE groups around the world.
- This event has passed.
SystemVerilog for Verification
July 1 @ 1:00 pm – August 9 @ 8:00 pm
This course will be imparted to teach the methodology used in the verification of digital high speed circuits described in HDL languages.
This course comprises eight two-hour sessions, where examples will be created and tested using ModelSim-Intel software.